In this paper, the authors propose a compact AES (Advanced Encryption Standard) algorithm to achieve less slice consumption of FPGA. Proposed design is based on iterative round looping architecture. S ...