Thie is Verilog-AMS to JSON Automatic Device Model Synthesizer. Additional processing is done via Python scripts to create source code for integration into circuit ...